```
=> d his

     (FILE 'USPAT' ENTERED AT 10:40:55 ON 25 NOV 1998)
L1          4045 S DATA(3A)CAPTURE?
L2          1175 S THIRD(2W)LATCH
L3         10724 S SECOND(2W)COMPARATOR
L4          1889 S ADJUST###(W)SIGNAL
L5            94 S 395/558/CCLS
L6             7 S L1 AND L5
L7             1 S L2 AND L5
L8             2 S L3 AND L5
L9             3 S L4 AND L5
L10            0 S L6 AND L9
L11            0 S L6 AND L8
L12            0 S L6 AND L7
L13            0 S L6(7A)LL8(P)L9
L14            0 S L6(P)L8(P)L9
```

```
=> d his

     (FILE 'USPAT' ENTERED AT 10:40:55 ON 25 NOV 1998)
L1          4045 S DATA(3A)CAPTURE?
L2          1175 S THIRD(2W)LATCH
L3         10724 S SECOND(2W)COMPARATOR
L4          1889 S ADJUST###(W)SIGNAL
L5            94 S 395/558/CCLS
L6             7 S L1 AND L5
L7             1 S L2 AND L5
L8             2 S L3 AND L5
L9             3 S L4 AND L5
L10            0 S L6 AND L9
L11            0 S L6 AND L8
L12            0 S L6 AND L7
L13            0 S L6(7A)LL8(P)L9
L14            0 S L6(P)L8(P)L9
L15            0 S L6(XA)L2
L16            0 S L6 AND L2
L17           78 S L4 AND L3
L18            0 S L17 AND L2
L19            0 S L2(P)L17
L20            0 S L2 AND L3 AND L2(P)L17
L21           73 S L2 AND L3 AND L2
L22            1 S L21 AND L1
L23            0 S L21 AND L5
L24            0 S L1 AND L2 AND L3 AND L4 AND L5
L25            0 S L1 AND L2 AND L3 AND L4
L26            0 S L2 AND L3 AND L4
L27            0 S L21 AND L17
```

=> d 1-7 16

1. 5,819,075, Oct. 6, 1998, Multiprocessor interconnection in scalable coherent interface; Steinar Forsmo, 395/552, **558**, 559 [IMAGE AVAILABLE]

2. 5,781,765, Jul. 14, 1998, System for data synchronization between two devices using four time domains; Michael C. Alexander, 395/551, **558**, 559 [IMAGE AVAILABLE]

3. 5,764,965, Jun. 9, 1998, Synchronization infrastructure for use in a computer system; Michael K. Poimboeuf, et al., 395/551; 348/515; **395/558** [IMAGE AVAILABLE]

4. 5,706,484, Jan. 6, 1998, Method for eliminating transition direction sensitive timing skews in a source synchronous design; Thomas J. Mozdzen, et al., 395/551, 306, **558**, 559 [IMAGE AVAILABLE]

5. 5,623,644, Apr. 22, 1997, Point-to-point phase-tolerant communication; Keith-Michael W. Self, et al., **395/558**, 200.64, 849, 872 [IMAGE AVAILABLE]

6. 5,408,640, Apr. 18, 1995, Phase delay compensator using gating signal generated by a synchronizer for loading and shifting of bit pattern to produce clock phases corresponding to frequency changes; Douglas A. MacIntyre, et al., **395/558**; 364/270, 270.2, 270.3, DIG.1 [IMAGE AVAILABLE]

7. 4,881,165, Nov. 14, 1989, Method and apparatus for high speed data transmission between two systems operating under the same clock with unknown and non constant skew in the clock between the two systems; David J. Sager, et al., 395/551; 340/825.14, 825.2; 364/222.2, 231.8, 238.6, 238.7, 247, 259, 259.1, 259.2, 260.1, 261.3, 263, 270, 270.2, 270.3, 270.5, 270.9, 271, 271.2, 271.4, 271.5, 271.6, 271.7, 271.8, DIG.1; 375/354; **395/558** [IMAGE AVAILABLE]